Sub 20 meV Schottky barriers in metal/MoTe2 junctions by Townsend, NJ et al.
Sub 20 meV Schottky barriers in metal/MoTe2
junctions
Nicola J Townsend1,+, Iddo Amit1,+, Monica F Craciun2 and
Saverio Russo1
1 University of Exeter, School of Physics, College of Engineering, Mathematics and
Physical Sciences, Exeter, EX4 4QL, United Kingdom
2 University of Exeter, School of Engineering, College of Engineering, Mathematics
and Physical Sciences, Exeter, EX4 4QF, United Kingdom
+ these authors contributed equally to this work
E-mail: s.russo@exeter.ac.uk
Abstract. The newly emerging class of atomically-thin materials has shown a
high potential for the realisation of novel electronic and optoelectronic components.
Amongst this family, semiconducting transition metal dichalcogenides (TMDCs) are
of particular interest. While their band gaps are compatible with those of conventional
solid state devices, they present a wide range of exciting new properties that is bound
to become a crucial ingredient in the future of electronics. To utilise these properties
for the prospect of electronics in general, and long-wavelength-based photodetectors
in particular, the Schottky barriers formed upon contact with a metal and the contact
resistance that arises at these interfaces have to be measured and controlled. We
present experimental evidence for the formation of Schottky barriers as low as 10 meV
between MoTe2 and metal electrodes. By varying the electrode work functions, we
demonstrate that Fermi level pinning due to metal induced gap states at the interfaces
occurs at 0.14 eV above the valence band maximum. In this configuration, thermionic
emission is observed for the first time at temperatures between 40 K and 75 K. Finally,
we discuss the ability to tune the barrier height using a gate electrode.
Keywords : MoTe2, TMDCs, Schottky barriers, 2D materials, low temperature,
thermionic emission
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1. Introduction
The emerging class of atomically thin materials has captured the interest of the
research community due to the versatile physical phenomena that they exhibit[1, 2].
To name a few, the indirect to direct band gap transition as a function of layer
number in atomically thin semiconductors[3], gate-controlled modulation of the band
structure in few layer graphene[4] and phase structure transitions[5] hold the key to
future innovations in electronic devices. Within this broad spectrum of materials,
semiconducting transition metal dichalcogenides (TMDCs) are a major focal point for
the wide scientific community working on fundamental and applied aspects of device
physics due to their energy gaps of 1-2 eV.[6, 7] These gap values are ideally suited
for electronics and optoelectronics, making TMDCs the prime candidates to replace
bulk semiconductors in applications where added functionality, such as mechanical
flexibility, is required. Atomically thin semiconductors also have the potential to readily
form previously hard to access energy barriers, mostly in the few meV regime.[8] This
feature stems from the wide variation in properties (e.g. work function and band
gap values[6, 7]) found within the layered materials family. As such, by tailoring the
energy barrier formed at the contacts to specific applications, TMDCs can be extremely
valuable for light detection in the far infrared regime as internal photoemission diodes,[9]
replacing other structures that are costly, or difficult to fabricate by any other means.
One approach to realise low energy barriers is by forming a Schottky junction
between a TMDC and a metal. Several recent studies on few-layer TMDCs, such as
MoS2, WSe2 and MoTe2 have identified Schottky barriers as the primary contributors to
the observed contact resistance.[10, 5, 11, 12, 13, 14, 15] Indeed, Guo et al. showed that
metal induced gap states (MIGS) are the primary cause for barrier formation and that
the Schottky barrier height (SBH) cannot be significantly altered by changing the work
function of the contact metal.[10] In that work the formation of the Schottky barrier
has been attributed mainly to the lack of dangling bonds normal to the crystallographic
plane of TMDCs. The self terminating plane means that strong bonds between metal
electrodes and the semiconductor cannot be easily formed, a fact that contributes to the
increased contact resistance.[11] Experimentally, SBH values of 80 meV were reported
with the thermionic emission process being dominant down to 100 K for MoTe2[13, 14]
and 60 K for MoS2.[12] However, lower SBH values have, so far, not been achieved at
cryogenic temperatures. At temperatures between 200 and 400 ◦C, a barrier height
of 23 meV has been reported where the MoTe2 flake is transferred onto pre-defined
gold contacts, which may be due to a strain induced structural phase change from
semiconducting 2H phase to a metallic 1T’ phase at the contacts.[16]
Here we report the formation of ultra-low effective SBHs down to 10 meV on
MoTe2/metal structures, that is aided by Fermi level pinning at the interfaces. MoTe2
is a TMDC with three different structural phases, the semiconducting 2H, and the
semimetalic Td and 1T’ phases. The 2H phase consists of three hexagonal planes in a
“sandwich” formation, with Te at the outer planes and Mo at the centre. These planes
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are covalently bonded in a trigonal prismatic configuration that constitutes a single layer,
and the layers are held together by van der Waals forces.[17, 18] The observed ultra-
low effective SBHs in MoTe2 play a minor role in the conduction at room temperature,
but become significant at cryogenic temperatures and manifest in a strongly rectifying
behaviour. By analysing the current-voltage characteristics of the conducting channel
at different temperatures and various gate biases, we are able to extract its SBH and
conductivity values. Within these systems, we find that thermionic emission persists as
the dominant mechanism of transport at temperatures that range between 40 K and
75 K, whereas at higher temperatures (T ≥ 80 K) other transport mechanisms become
more prominent. By varying the electrode material, we show that MIGS pin the Fermi
level at the interface at a level of 0.14 eV over the valence band maximum. Finally, we
briefly discuss the modulation of the effective SBH with applied gate bias. Our results
pave the way for the realisation of far infrared devices in TMDCs and provide insight
on the mechanisms of transport in MoTe2 at cryogenic temperatures.
2. Methods
Two terminal field effect devices, schematically shown in figure 1a were fabricated by
mechanically exfoliating MoTe2 flakes from a synthetic crystal (HQ Graphene) and
transferring them onto highly doped silicon substrate with a high quality thermally
grown oxide layer. The Si/SiO2 serves as a global gate electrode and gate dielectric,
respectively. Metal contacts were patterned using a regular electron beam lithography
procedure immediately prior to metallisation. The devices were then thermally annealed
for 2 hours in a H2/Ar environment at 200
◦C.
MoTe2 flakes were characterised using Raman spectroscopy on a Renishaw Raman
microspectrometer using a 532 nm laser. Atomic force microscopy (AFM) micrographs
were obtained on an Innova AFM system (Bruker Inc.) working in the “tapping mode”,
using a Nanosensors high-reflectivity probes operating at a resonance frequency of ∼ 320
kHz, with a nominal radius of curvature of 10 nm or smaller. Once the quality of the
flakes were established, the sample was loaded into a helium-3 cryostat, where the
source-drain current vs source-drain voltage (Ids-Vds) response curves and the source-
drain current vs gate-source voltage (Ids-Vgs) were recorded at decreasing temperatures
between 80 K and 40 K using a home-built electrical characterisation setup.
3. Results and Discussion
The devices, shown schematically in figure 1a, were characterised using Raman
spectroscopy in ambient conditions to ensure that the flakes crystalline structure is
the 2H phase (see figure 1b). The three peaks in the Raman spectrum (figure 1c), at
∼ 170 cm−1, ∼ 230 cm−1 and ∼ 290 cm−1 are the finger print modes of the 2H phase,
namely the A1g, E2g and B2g modes respectively.[20, 19, 21] The Bg (∼ 163 cm−1) and Ag
(∼ 260 cm−1) peaks, which are associated with the 1T’ phase[19] are absent indicating
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Figure 1. Material characterisation
a Schematic of an FET device using an MoTe2 flake as the channel. The drain is the
biased electrode and the current is measured at the source contact. The silicon layer
acts as a global gate electrode with the silicon dioxide acting as the gate dielectric. b
Crystal structure of 2H-MoTe2 showing tellerium atoms (in yellow) covalently bonded
to the molybdenum atoms (blue) in a “sandwich” formation. The covalently bound
layers are held together by van der Waals forces. c Raman spectrum of typical flake
showing A1g, E2g and B2g peaks associated with few layer, 2H-MoTe2. d AFM
micrograph of a typical device with the height profile in the inset showing the flake
has a thickness of 8 nm, equivalent to around 10 layers.
that the crystalline phase is indeed the semiconducting trigonal structure. As the Td
phase does not exist in room temperature, its Raman peaks are not considered here.[22]
The number of layers was determined from the thickness of the flake as measured
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using atomic force microscopy (AFM). The device topography and structure are shown
in the AFM micrograph (figure 1d). The cross section profile in the inset of the figure
shows that the thickness of the flake is 8 nm, corresponding to 10 layers.[21] All the
flakes used in this work were in the range of 5-10 layers.
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Figure 2. Response curves at different temperatures
a The response (Ids-Vds) curve for a device with Au contacts taken at room
temperature while the device is in the “open” state at Vgs = −40 V. b The response
curve for the same device taken at 40 K while the rest of the parameters are constant.
The few-layer MoTe2 FET bears two identical metal contacts and should present
current response characteristics that are symmetric about the zero source-drain bias
(Vds = 0 V). However, the response curve (Ids-Vds) shown in figure 2a is sub-linear
and slightly rectifying, a trend that becomes more pronounced at lower temperatures
(figure 2b). The increasingly rectifying response to Vds with decreasing temperature is
indicative of the formation of asymmetric Schottky barriers at the interfaces between
the metal contacts and the semiconducting channel (see supplementary information
section II online). While the semiconductor interface potential at the grounded (source)
electrode is pinned by the bottom gate, and is effectively a fixed energy barrier, the
electrostatic potential of the biased (drain) interface decreases the barrier height with
forward bias.[23]
To gain further insights into the response characteristics of the devices, additional
electrical characterisation was carried out in the temperature range from 80 K to 40
K. These measurements were performed at decreasing temperatures to avoid thermal
emission of captured charge carriers which would significantly alter the barrier height.
The source-drain current vs source-drain bias (Ids-Vds) response curves presented in
figure 3a were measured on a device bearing Au contacts, using an applied gate bias
(Vgs) of -40 V, which is in the devices “open” state. It is apparent that the device exhibits
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a highly rectifying diode-like behaviour, which persists at lower temperatures. A graph
on a semi-logarithmic scale, plotted in figure 3b, further emphasises the saturation of
the source-drain current when the device is in reverse bias with respect to the source
barrier. Other devices displayed similar trends and are shown in supplementary figure
S1 online.
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Figure 3. Electrical characterisation
a Response curves for a device with Au contacts at temperatures between 80 K and 40
K, measured with the devices in the “open” state at Vgs = −40 V. The curves exhibit
a diode-like rectifying characteristics, as is further emphasised in the semi-logarithmic
scale in b. c Transfer curves of the Au contacted device showing the characteristics of
an enhancement type, p-channel semiconductor with a forward bias of Vds = +20 V.
The semi-logarithmic scale in d shows a constant current in the subthreshold region.
Fixing the source-drain bias to a “forward bias” configuration (Vds = +20 V),
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the source-drain current vs gate bias (Ids-Vgs) transfer curves were measured, and are
plotted in figure 3c. When the device is forward biased, it exhibits the characteristics
of an enhancement type, p-channel transistor with its threshold voltage (Vth) growing
increasingly negative with decreasing temperature. The semi-logarithmic scale plot,
shown in figure 3d, shows the subthreshold region where the FET channel switches from
its “closed” state to its “open” state and enters the linear regime. At 80 K, the two-
terminal hole mobility extracted from the linear region of the transfer graph is around 0.1
cm2 V−1 s−1, which is in agreement with our previously published devices,[24] but lower
than the values reported by other groups.[25] We attribute the lower mobility to a high
density of interface states, present either at the contacts or across the semiconducting
flake. As we will show, this high density of traps contributes to the pinning of the Fermi
level at the contacts and is instrumental in the realisation of ultra-low Schottky barriers.
Other devices discussed in this report showed similar trends, see supplementary figure
S2 online. Contrary to MoS2,[26] in MoTe2 p-type behaviour dominates the transistor
characteristics among all the metals used, with the exception of Ti which induces an
asymmetric ambipolar behaviour, with p-doping at Vgs = 0 V.
The conductivity dependence on the temperature, determined by the response and
transfer curves, which were acquired at different temperatures, reveals that the charge
transport is dominated by a thermionic emission over an energy barrier. There are three
main mechanisms of transport across an energy barrier: (1) thermionic emission from
the high-end tail of Boltzmann distributed particles, (2) diffusion and (3) tunnelling (or
field emission) through the barrier.[27, 11] For thermionic emission of charge carriers
into a three-dimensional semiconductor, the current dependence with temperature (T )
is given by the Schottky diode equation I = AA∗T 2 exp(−EA/kT ) [exp(qV/nkBT )− 1],
where A is the contact area, A∗ = 4pim∗qk2B/h
3 is the modified Richardson constant,
EA is the activation energy required to overcome the barrier, n is the ideality factor,
q is the basic charge and kB is the Boltzmann constant. Other mechanisms of charge
transport differ mainly in the exponent of T , which is 0 for diffusion and 1 for tunnelling.
To determine the transport mechanism, the MoTe2 FET current vs. temperature plot
shown in figure 4a is fitted with Ids = B· Tαe−C/T , where α is the exponent of T
used as a fitting parameter and B and C are arbitrary constants. The use of the
pre-exponential constant is justified by plotting the current at different temperatures
with fixed Vds and fixed Vgs. The extracted α = 2.082 ± 0.211 is in good agreement
with the temperature exponent for thermionic emission, suggesting that this is the
dominant transport mechanism governing the transport in the device, while diffusion
and tunnelling of charges play a negligible role in the temperature range between 40
K and 80 K. This is further supported by previous work that has shown the channel
is depleted of its majority carriers,[24] leading to the formation of barriers as wide
as 10 µm in MoTe2,[28] a fact which renders the efficiency of the tunnelling process
insignificant. Further discussion on the additional transport mechanisms are included
in supplementary information section III online.
For thermionic emission to occur at low temperatures the thermal width of the
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Figure 4. Barrier height determination
a Current-temperature dependence for an Au contacted device in the “open” state,
showing a good agreement with the thermionic emission model for temperatures below
80 K. b Schematic energy band diagram of the metal/p-type semiconductor interface
showing band bending of the conduction band edge EC , the valence band edge EV
and the local vacuum level LV L when the Fermi levels EF are aligned and the system
is in thermal equilibrium. The metal work function φM , MoTe2 work function φS ,
electron affinity χ, band gap Eg and barrier height φBp are noted in the diagram. c A
Richardson plot for the different devices at Vgs−Vth = −11 V. d The relation between
barrier height and metal work function from which the extent of EF pinning can be
determined.
Fermi-Dirac distribution (∆E) has to be comparable to or lower than the barrier
height. ∆E for the majority (80%) of charge carriers can be found using the Fermi-
Dirac distribution (f(E) = 1/(1 + exp((E − EF )/kBT )))[27] by considering the region
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between f = 0.1 and f = 0.9. Within this range, the thermal distribution width is given
by ∆E = 4.4kBT . Supplementary figure S6 online shows the thermal distribution width
as a function of temperature. Between the temperatures of 40 K and 80 K, the thermal
distribution width ranges from 15 meV to 30 meV. When the thermal energy distribution
grows larger than the barrier height, additional mechanisms of charge transfer over
an energy barrier, such as tunnelling currents and diffusion, become more prominent,
rendering the thermionic emission mechanism irrelevant at higher temperatures.
As previously discussed, the thermionic emission occurs over the source/channel
energy barrier that forms when the Fermi energies of the semiconductor and metal reach
thermal equilibrium. The surface potential of the metal depletes the adjacent segment
of the channel, effectively bending the energy bands of the semiconductor, as shown in
figure 4b, forming the Schottky barrier. In the ideal case the SBH (φBp) is a function of
the metal work function (φM), the semiconductor electron affinity (χ) and (for p-type
materials) the band gap (Eg), given by the Schottky-Mott rule, φBp = Eg +χ−φM .[10]
To tune the barrier height, four different metals were used for the contacts, Ti, Cr,
Au and Pd with work functions of 4.3[13], 4.5,[29] 5.1[29] and 5.6 eV[30] respectively.
These work functions should theoretically form barrier heights of 480, 280, -320 and
-820 meV respectively, based on an electron affinity of 3.78 eV[31] and a band gap of 1.0
eV[32] for few-layer MoTe2. Within this model a negative SBH is indicative of Ohmic
contacts. In a realistic interface, mid-gap states, that may be formed by vacancies,[10]
oxidation,[25] and MIGS,[33] increase the quantum capacitance of the band gap, an
effect known as “Fermi level pinning”, effectively altering the barrier height. In the
extreme case, known as the Bardeen limit, a large density of mid-gap states can pin the
barrier height completely.[10]
The MoTe2 FET exhibits a diode-like behaviour, due to the pinned source/channel
potential. As such, we may regard it as a single junction device, while treating the
second junction as a fixed resistor. This point is further demonstrated in section II
of the supplementary information online. In a single diode device, the height of the
barrier can be extracted from temperature dependent transport measurements using a
Richardson plot.[15] To this end the response curves are fitted with the diode equation
Ids = IS exp(−q(Vds − IdsRS)/nkBT ) − Vds/RP, where RS is a series resistance that
includes the channel resistance and the contact resistance and RP is a parallel shunt
resistance. IS is the saturation current which is given by IS = AA
∗T 2 exp(−φBp/kBT )
for thermionic emission. The extracted IS values are then plotted as ln(IS/T
2) vs 1/T ,
shown in figure 4c and supplementary figure S7, which yield effective barrier heights of
41.1, 40.3, 30.3, and 10.2 meV for the Ti, Cr, Au and Pd contacts respectively.
The extraction of Schottky barrier heights as low as a few meVs can cause numerous
difficulties due to competing mechanisms of transport. At low temperatures, thermionic
field emission can be the dominant mechanism for charge injection into the channel.[34]
However, our analysis of the source-drain current vs temperature at fixed source-drain
bias and gate bias in figure 4a clearly show that thermionic emission is the dominant
mechanism. In the determination of the barrier height, we used non-linear implicit
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function fitting tool to allow the physical parameters IS, RS, RP and n to reach a global
minimum of residuals in the parameters space. For this, we have used a step-wise fit[35]
to obtain the initial values of the parameters, which were then allowed to reach a higher
degree of accuracy. Indeed, the largest source of error in the fittings came from the noise
level of the instruments with the small current signal at the lower temperatures.
It is important to note two major consequences of the measured results. First, while
the resulting trend is in excellent qualitative agreement with the theoretical case where
the barrier height decreases with an increase in metal work function, the extracted
effective barrier heights differ profoundly from the calculated values. This indicates
significant pinning of the Fermi level by mid-gap states. Second, the measured Schottky
barrier heights are comparable with the Fermi Dirac thermal distribution width, thus
confirming that thermionic emission over an energy barrier is the dominant current
mechanism.
The extent of Fermi level pinning can be quantified by comparing the barrier
height with the metal work function using φBp = φ0 + S(φM − φ0),[10, 36] where φ0
is the reference energy of the mid-gap states. The pinning factor S is equivalent to
-1 in the ideal case with no pinning (Schottky limit) and 0 if EF is completely pinned
(Bardeen limit). Figure 4d shows that the linear decrease in effective barrier height
with increasing metal work function, has a gradient of -0.02 that indicates very strong
pinning of the Fermi level. From the intercept of the linear fit, the reference energy
of the mid-gap states is found to be 0.14 eV above the valence band maximum. The
strong pinning also means that gate tunability of the effective Schottky barrier height is
considerably suppressed in these devices. Indeed, only the Au and Pd contacted devices
show some tunability, exhibiting SBH modulation in the order of up to 40 meV for gate
bias shifts of 15 V. This effect is most likely due to image force barrier lowering, and
is discussed in further detail in supplementary figure S8 and the following discussion
online in supplementary information Sec. VI, however further work needs to be carried
out to fully elucidate this mechanism.
Considering the low charge carrier mobility and the strong Fermi level pinning,
we attribute the measured effective barrier heights to the high density of mid gap
states present at the metal/semiconductor interface. We have previously shown that
slow charge carrier dynamics in MoTe2 strongly affects the performance of FETs.[24]
However, for photodetectors that are based on internal photoemission of charge carriers
between the contact and the channel at that interface, the slow drift of charge carriers
does not impede the performance of the detector, and can in fact serve as a short-lived
reservoir for excited holes.
4. Conclusion
MoTe2 FETs that exhibit ultra-low effective SBH were presented for the first time. The
effective SBH can be controlled by changing the contact metal to some extent, but is
dominated mainly by pinning of the Fermi level at the interface. The reference energy
Sub 20 meV Schottky barriers in metal/MoTe2 junctions 11
of the mid-gap states, which is a measure of the highest energy of occupied mid-gap
states, was found to be 0.14 eV above the valence band maximum. The tunability of
the barrier may assist in the design of internal photoemission based photodetectors,
particularly for near-infrared applications.
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I Response and Transfer curves of other devices
The response and transfer curves for devices bearing Ti, Cr and Pd metal contacts exhibit a similar trend
to the Au contacted devices with the diode-like behaviour in the response curve, and an enhancement type
p-channel FET in the transfer. The device bearing Ti metal contacts exhibits amipolar behaviour in the transfer
curves with the smaller metal workfunction. The plots are shown in Supplementary Fig. S1 and S2, respectively.
The charge carrier mobilities were extracted from the linear regions of the Ids-Vgs transfer curves at T = 80 K.
and were found to be 0.01, 0.1 and 1.1 cm2 V−1 s−1 for the Cr, Pd and Ti bearing devices respectively. These
values are underestimated as two terminal measurements were used.
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Figure S1: Response curves for metals with Cr (a,b), Pd (c,d), and Ti (e,f) contacts while the devices are in the
“open” state. The top row (a,c,e) shows the plots on a linear scale and the bottom row (b,d,f) show the response
curves on a semi-logarithmic scale.
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Figure S2: Transfer curves for FETs with Cr (a,b), Pd (c,d), and Ti (e,f) contacts while the devices are forward
biased with Vds = +20V. The top row (a,c,e) shows the plots on a linear scale and the bottom row (b,d,f) show
the response curves on a semi-logarithmic scale.
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II Pinning of source electrode
For the analysis shown in this report, the source electrode is assumed to be pinned at the contact to the
extent that it can be considered as a constant resistor, and the gate modulation only affects the forward bias
direction. This analysis is fundamentally different from the intuitive back-to-back diode architecture that should
be present in the case of an unpinned interface. To justify our assumption of one “diode” being pinned we
qualitatively compare our measured data to numerical models of a single diode and two back-to-back diode
model in Supplementary Fig. S3.
The response curves at 80 K at different gate biases are shown in Supplementary Fig. S3a. To address
the results with a correct model, two simplified cases were considered and solved numerically using the Trust-
Region Dogleg algorithm (Newton Method) on Matlab. The first case is a single diode model1 and was solved
using a system of equations of the form:
I = IS
[
exp
(
q(VJ− IRs)
nkBT
)
−1
]
(S1a)
VA = IRs+VJ (S1b)
Where I is the current, IS is the saturation current, q is the elementary charge, VJ is the potential drop over the
junction, Rs is the series resistor that includes the “second” (non-dynamic) diode, n is the ideality factor, kB
is the Boltzmann constant, T is the temperature and VA is the applied bias. To reflect the changes in junction
conductivity with gate modulation, the value of IS in the model was reduced at high gate bias. This change
is in accordance with the images charge barrier lowering model that is discussed in details in Supplementary
Information Sec. VI.
The second case that was considered is the case of two back-to-back diodes,1 where the device was mod-
elled using the following system of equations:
I = I(1)S
[
exp
(
q(V1− IRs)
nkBT
)
−1
]
(S2a)
I = I(2)S
[
1− exp
(
q(IRs−V2)
nkBT
)]
(S2b)
VA = IRs+V1+V2 (S2c)
4
Where I(i)S is the saturation (reverse) current of the i
th (i = 1,2) junction, and Vi is the voltage drop on the ith
junction.
Comparing the experimental curve to the single diode model (Supplementary Fig. S3b) and the two diode
model (Supplementary Fig. S3c), it is clear that the measured data agrees with the single-diode case.
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Figure S3: A comparison of the response curves of an Au bearing device at 80 K at various gate bias values (a)
to calculated response curves of a single diode with a series resistor model (b) and those of two back-to-back
diodes model (c).
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III Transport mechanisms over an energy barrier
When injecting a current over an energy barrier, the three main injection mechanisms differ in their de-
pendence on the temperature. For diffusion, the saturation current dependence on the temperature (T ) is
ID ∝ exp(−qφBp/kBT ), where q is the elementary charge, φBp is the barrier height, and kB is Boltzmann’s con-
stant. For field emission (tunnelling), the current is given by IFE ∝ T exp(−q(φBp−Vds)/E00)/sin(pic1kBT ),
where c1 = (1/2E00) log(4(φBp−Vds)/φp)), E00 = qh¯
√
N/4m∗εs, h¯ is the reduced Planck’s constant, m∗ is
the effective mass of the charge carrier, and N is the doping concentration. Finally, for thermionic emission,
IS ∝ T 2 exp(−φBp/kBT ). From the three models, the difference in temperature dependence for each of the
mechanisms arises from the exponent of the temperature in the pre-exponential factor.1
The fitting curves for devices bearing Cr, Pd and Ti contacts are presented in Supplementary Fig. S4 and
found to be in good agreement with the thermionic emission model, up to 80 K.
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Figure S4: Current vs. temperature fittings for Cr (a), Pd (b) and Ti (c) with fits showing αCr = 2.571, αPd =
2.081 and αTi = 2.281 at temperatures below 80 K.
For the device bearing Au contacts, the temperature dependence on source-drain current was also examined
at different gate biases within the linear regime of the Ids−Vgs transfer curves, shown in Supplementary Fig.
S5a. The fittings showed the temperature exponent of approximately 2 for the three values of Vgs, indicating
thermionic emission is still the dominant mechanism.
For a different device bearing Pd contacts, these measurements were repeated over a wider temperature
6
range of 80 K to 300 K and is shown in Supplementary Fig. S5b. In this case, the fitting curves exhibited a
mixed dependence on thermionic emission and tunnelling with α = 1.5424, suggesting tunnelling contributions
become significant at higher temperatures. As discussed in the main text and in more detail in Supplementary
Information Sec. IV, this is in agreement with the thermal width of the charge carriers being greater than the
measured barrier height, and therefore allowing tunnelling to occur. Also, with tunnelling being a significant
contributor to transport over the barrier, thermionic emission in this temperature range cannot be solely used to
determine barrier height, and is outside the scope of this work.
A qualitative measure of the contribution from each of the transport methods can be determined by compar-
ing kBT to E00. When E00 << kBT , thermionic emission (TE) is dominant, whilst tunnelling (FE) is the main
contributor to transport through the barrier when E00 >> kBT . If E00 ≈ kBT , a combination of both thermionic
emission and tunnelling (TFE) occurs. This is illustrated in Supplementary Fig. S5c, where theoretical values
for MoTe2 of m∗ = 0.3me and ε = 8 were used.2 This shows that for tunnelling to be a significant contributor to
the transport across the barrier, the MoTe2 would need to be highly doped to a carrier concentration above 1018
cm−3, which is unlikely based on the presence of a high density of charge traps within the channel.3 Therefore,
at temperatures below 80 K, fitting of thermionic emission to Ids−Vds response curves can be used to extract the
barrier height.4 However, further work needs to be carried out to quantise the doping concentration in MoTe2,
which is outside the scope of this paper.
Based on this model, the doping concentration should have increased to allow the significant contribution
from tunnelling observed at temperatures between 80 K and 300 K. At the higher temperatures, the Fermi-Dirac
distribution shows the thermal width becomes greater than the barrier height, as discussed in further detail in
Supplementary Information Sec. IV. This would then cause tunnelling to become more important. However,
further investigations need to be carried out to explain the increase in tunnelling at higher temperatures.
The alignment of the Fermi level across the metal/semiconductor at thermal equilibrium results in band
bending on the semiconductor side. The lateral width over which the energy bands are bent, called the depletion
width WD, has a significant effect on the tunnelling probability, which decreases exponentially with WD, as is
shown schematically in Fig. S6. At low temperatures, the charge carriers have low energy with a narrow
7
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Figure S5: a Current vs temperature fittings for Au at different gate biases within the linear regime showing
αVg=−40.0V = 2.082, αVg=−39.9V = 2.041 and αVg=−39.8V = 2.083 at temperatures below 80 K. b Current vs
temperature fittings for Pd over a wider temperature range with a fit showing αhighT = 1.5425, suggesting
tunnelling contributions become more significant at higher temperatures. c Relative contributions of thermionic
emission (TE) when E00 << kBT , tunnelling (FE) in the region E00 >> kBT and a combination of both (TFE)
when E00 ≈ kBT .
distribution, resulting in a wide effective barrier which significantly reduces the probability of tunnelling is
smaller than at higher temperatures. In the case of MoTe2, the depletion width has been calculated to be of the
order of 10 µm,5 practically nullifying the probability for tunnelling. However, since the barrier height requires
an energy which is comparable to the Fermi-Dirac thermal spread, charge injection into the channel can still
occur by thermionic emission over the barrier.
IV Fermi-Dirac Distribution curves
The Fermi-Dirac distribution shows the occupancy of states at energy E, as a function of temperature T and
the Fermi energy EF :1
FFD(E) =
1
1+ exp[(E−EF)/kBT ] , (S3)
A plot of the Fermi-Dirac distribution at an arbitrary finite temperature is shown in Supplementary Fig. S7a.
Considering the majority (80 %) of charge carriers that are available for thermionic emission, we need
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Figure S6: Schematic of the band bending caused by the formation of a Schottky barrier at the interface between
a metal contact and the MoTe2 channel showing the depletion width. At low temperatures (a) the depletion
width associated with the low energy of the charge carriers is longer than that for the high temperature case (b)
and, therefore, the tunnelling efficiency is lower.
to determine the thermal width ∆E which is in the range of energies bounded by f1 = FFD(E1) = 0.1 and
f2 = FFD(E2) = 0.9. The charge carriers in this range are given by:1
∆E = kT ln
(
0.81
0.01
)
' 4.4kT (S4)
The thermal width is linear with temperature and is plotted in Supplementary Fig. S7b, accounting for only
thermally excited particles (E < EF for holes) it is clear that the thermal distribution width is of the same order
of magnitude as the measured SBHs, supporting our observation that the charge injection mechanism is indeed
thermionic emission, at the relevant temperatures (< 80 K).
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Figure S7: The Fermi-Dirac distribution at an arbitrary finite temperature (a) with the majority (80%) of charge
carriers are in the range fFD = 0.1 and fFD = 0.9 shown by the red dashed line. This thermal width follows the
temperature linearly as is shown in (b).
V Barrier height for each device at different gate biases
Further experimental results showing the Richardson plot for tested devices with all types of metal contacts
used in this work are shown in Supplementary Fig. S8
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Figure S8: Richardson plots for the various gate voltages for Au (a), Cr (b), Pd (c) and Ti (d) showing similar
trends.
VI Gate tuneability of Schottky barriers
Gate modulation of the effective barrier height was observed for the Au and Pd contacted devices, as shown
in Supplementary Fig. S9a. This tuneability is most likely due to image force barrier lowering1 where the SBH
is reduced from its equilibrium value φBp0 by ∆φ in the presence of an electric field, such as that provided by
the gate bias. By shifting the Fermi level towards the valence band, the depletion region becomes smaller as
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more free charge carriers are accumulated in the MoTe2 channel. However, the voltage drop over the junction
remains constant, resulting in a larger electric field over the depletion region which reduces the effective barrier
height. There was no gate modulation observed for the Cr and Ti contacted devices, shown in Supplementary
Fig. S9b. Supplementary Fig. S9c shows schematically two band diagrams, one for the a low gate bias (solid)
and one for a higher bias value (dashed). These diagrams demonstrate the effect that a shift of the Fermi level
has the depletion width (WD1 and WD2), which in turn changes the effective SBH by lowering the equilibrium
barrier by ∆φi.
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Figure S9: The effective Schottky barrier height at different gate biases for Au and Pd (a) shows a slight trend
expected to be the result of image-force barrier lowering, as is shown in the schematic band diagram in c, whilst
the effective barrier height appears to follow no such trend for the devices bearing Cr and Ti contacts (b)
.
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